VIDE: a visual VHDL integrated design environment
نویسندگان
چکیده
∗ This work is supported by National Project and Tsinghua Science Research Foundation. Abstract− In this paper, a visual VHDL integrated design environment VIDE for high level design is presented. In VIDE, there are several graphical and textual mixed design entry tools (VDES) and a graphical objectoriented debugger (VDBG). VDES consists of several diagram editors and a visual text editor, while VDBG is a debugging environment based on a hierarchical VHDL simulator. The graphical objects can be specified as a debugging target.
منابع مشابه
An Automatic Design Flow from Formal Models to FPGA
SMV [McM93] is a language suitable for integrated circuit design and optimized for formal verification. VHDL [IEE93] is a design format suitable for simulation and synthesis, but poorly designed for formal verification purposes. The contribution of this paper is the integration of the two approaches through the definition of systematic rules to translate SMV programs into VHDL descriptions, pro...
متن کاملA Visual Simulation Environment for MIPS Based on VHDL
An application to perform a visual simulation of a machine based on MIPS is presented in this paper. The advantage of this system in relation to conventional simulators is that the simulation engine is the result of a real simulation under a VHDL development environment, so that hardware description can be modified and simulated in several ways to probe and study
متن کاملSTEVE: A Syntax-Directed Editor for VHDL Based on SAVANT
This paper describes STEVE, a syntax-directed editor for VHDL, which uses auto-completion and automatic template insertion to accelerate the entry of syntactically correct VHDL models. It is part of a larger project, VIDE, which integrates textual and graphical tools for HDL design entry. STEVE extends the SAVANT intermediate representation to deal with representation of templates and the onscr...
متن کاملUT Mixed-Signal Simulator
UT Mixed-Signal Simulator is a mixed-signal, mixeddomain, and mixed-language design environment which supports VHDL-AMS 1999, VHDL-2002, Verilog 2001, SystemVerilog 2005 assertions, and SystemC 2005.
متن کاملAn Integrated Design Environment for Performance and Dependability Analysis1
This paper presents a integrated design environment that supports the design and analysis of digital systems from initial concept to the final implementation. The environment supports both system level performance and dependability analysis from a common modeling representation. A tool called ADEPT (Advanced Design Environment Prototype Tool) has been developed to implement the environment. ADE...
متن کامل